

APPLICATION
FOR
UNITED STATES LETTERS PATENT
ENTITLED

WAFER PLATEN EQUIPPED WITH ELECTROSTATIC CLAMP, WAFER BACKSIDE GAS
COOLING, AND HIGH VOLTAGE OPERATION CAPABILITY FOR PLASMA DOPING

TO WHOM IT MAY CONCERN:

BE IT KNOWN THAT (1) Bon-Woong Koo, (2) Bjorn O. Pedersen, (3) Jay T. Scheuer, and (4) Erik A. Mitchell of (1) Andover, MA (2) Chelmsford, MA, (3) Rowley, MA, and (4) Quincy, MA invented certain new and useful improvements entitled as set forth above of which the following is a specification:

VARIAN SEMICONDUCTOR EQUIPMENT
ASSOCIATES, INC.
35 DORY ROAD
GLOUCESTER, MA 01930-2297
TEL: 978-282-5915
FAX: 978-281-3152

3 WAFER PLATEN EQUIPPED WITH ELECTROSTATIC CLAMP. WAFER BACKSIDE GAS
4 COOLING, AND HIGH VOLTAGE OPERATION CAPABILITY FOR PLASMA DOPING

5
6 RELATED APPLICATIONS

7 This application claims priority to U.S. provisional application No. 60/459,515, entitled
8 "Wafer Platen Equipped With Electrostatic Clamp," filed on April 1, 2003, naming Bon-Woong
9 Koo, Bjorn Pederson, Jay T. Scheuer and Erik A. Mitchell as inventors, the contents of which are
10 herein incorporated by reference in their entirety.

11
12 BACKGROUND

13 (1) Field

14 [0001] The disclosed methods and systems relate generally to semiconductor processing, and
15 more particularly to wafer handling methods and systems utilizing a wafer platen having an
16 electrostatic clamp for plasma doping processes.

17 (2) Description of Relevant Art

18 [0002] In previous approaches, various methods and materials have been tested in order to
19 provide a good electrical contact between the wafer and the platen, such as utilizing flat metal
20 platens (e.g. Aluminum), spring-loaded sharp/flat pins (e.g. Tungsten, graphite, aluminum),
21 aluminum foil, etc. However, previous approaches have relied on the gravitational force of the
22 wafer which has not provided enough force for penetrating the oxide layer on the wafer.
23 Therefore, problems have arisen such as poor electrical contact between the metal platen and the
24 wafer; poor secondary ion mass spectrometry (SIMS) as-implanted junction depth repeatability;
25 wafer charging damage; micro-discharge between the wafer and the platen; wafer backside
26 particle generation; and excessive wafer temperature increase.

1 **[0003]** For instance, in prior art systems disclosed in U.S. Patent Publication Nos.
2 2001/0016302 and 2002/0067585, wafer cooling schemes use an electrostatic chuck. However,
3 these systems fail to address the problems relating to the electrical contact to the wafer and high
4 voltage wafer biasing during backside gas cooling.

5 **[0004]** In other prior art systems, techniques of residual charge removal for unclamping after
6 processing the wafers are disclosed in U.S. Patent Nos. 5,117,121; 6,033,482; and 6,567,257 and
7 U.S. Patent Publication No. 2003/0030961. However, each of these systems are problematic due
8 to the fact that complicated circuitry and control systems are required or contamination issues
9 arise due to the use of radiation sources or the like.

10 **[0005]** The use of partially implanted insulating surfaces to provide both electrical contact
11 and a larger area of thermal contact for wafer cooling purposes is disclosed in U.S. Patent No.
12 6,552,892. However, the cooling efficiency is low in the vacuum environment and the insulating
13 surfaces described above typically have relatively low melting temperatures and low chemical
14 resistance which limits its applications. In yet other prior art systems directed to RF applications,
15 such as U.S. Patent Nos. 6,529,362 and 6,033,482, electrical contact is not required during
16 processing due to the RF driven self-bias effect.

17 **[0006]** Accordingly, there is a need for improved wafer handling systems utilizing a wafer
18 platen having an electrostatic clamp for improving the electrical contact between the platen and
19 the wafer to increase the wafer cooling capability, suppress the wafer backside discharge and
20 reduce wafer backside particle generation.

21 SUMMARY

22 **[0007]** According to a first aspect of the invention, an apparatus is provided for handling
23 workpieces, such as semiconductor wafers, during semiconductor processing. The apparatus
24 comprises a wafer platen including a plurality of channels each extending from a top surface to a
25 bottom surface of the wafer platen, a plurality of lift pins in alignment with the channels, and a
26 mechanism for engaging the lift pins in a loading position of the workpiece, a clamping position
27 of the workpiece so that desired semiconductor processes may be performed to the workpiece,
28

1 and a lift off position for removing the workpiece from the wafer platen after the semiconductor
2 processes are completed. The mechanism places the lift pins below the surface of the wafer
3 platen in the load position and then raises the lift pins to a first predetermined distance above the
4 surface of the wafer platen in the clamp position such that the first predetermined distance allows
5 the workpiece to be clamped to the wafer platen. Then, the mechanism places the lift pins at a
6 second predetermined distance above the surface of the wafer platen in the lift off position such
7 that a workpiece removing device, such as a robotic arm, may be positioned between the
8 workpiece and the wafer platen without contacting either surface.

9 **[0008]** In some embodiments, the mechanism for engaging the lift pins comprises first and
10 second cylinders.

11 **[0009]** In some embodiments, the plurality of lift pins comprises three lift pins. While in
12 other embodiments, the plurality of lift pins comprises more than three lift pins. In yet other
13 embodiments of the present invention, one or two lift pins may be utilized.

14 **[0010]** In some embodiments, the lift pins comprise pointed tips. In other embodiments, the
15 lift pins comprise flattened tips.

16 **[0011]** The workpiece handling apparatus may further comprise a gas cooling controller for
17 cooling a backside chamber between the workpiece and the wafer platen. The gas cooling
18 controller may comprise a gas source for supplying gas to the backside chamber, a pressure
19 controller for regulating the pressure of the gas supplied to the backside chamber, an exhaust
20 pump for exhausting gas from the backside chamber and a switch for switching between
21 supplying gas and exhausting gas through a gas feed through in the wafer platen.

22 **[0012]** According to another aspect of the invention, a method for handling workpieces
23 during semiconductor processing is provided. The method comprises the steps of loading the
24 workpiece on a wafer platen, engaging lift pins through channels of the wafer platen above the
25 surface of the wafer platen for positioning the workpiece in a clamping position, and engaging
26 the lift pins through the channels of the wafer platen to further lift the workpiece above the
27 surface of the wafer platen for positioning the workpiece in a lift off position.

1 **[0013]** Other objects and advantages will become apparent hereinafter in view of the
2 specification and drawings.

3
4 **BRIEF DESCRIPTION OF THE DRAWINGS**

5 **[0014]** FIG. 1 illustrates a wafer platen having an electrostatic clamp according to an
6 embodiment of the present invention;

7 **[0015]** FIGs. 2(a) and 2(b) illustrate tops of wafer platens according to embodiments of the
8 present invention;

9 **[0016]** FIGs. 3(a), 3(b) and 3(c) illustrate lift pins that may be utilized according to
10 embodiments of the present invention;

11 **[0017]** FIG. 4 illustrates a clamping position for the wafer on a wafer platen according to an
12 embodiment of the present invention;

13 **[0018]** FIG. 5 illustrates a lifting position for the wafer on a wafer platen according to an
14 embodiment of the present invention; and

15 **[0019]** FIG. 6 illustrates a gas cooling system for a wafer platen according to an embodiment
16 of the present invention.

17
18 **DESCRIPTION**

19 **[0020]** To provide an overall understanding, certain illustrative embodiments will now be
20 described; however, it will be understood by one of ordinary skill in the art that the systems and
21 methods described herein can be adapted and modified to provide systems and methods for other
22 suitable applications and that other additions and modifications can be made without departing
23 from the scope of the systems and methods described herein.

24 **[0021]** Unless otherwise specified, the illustrated embodiments can be understood as
25 providing exemplary features of varying detail of certain embodiments, and therefore, unless
26 otherwise specified, features, components, modules, and/or aspects of the illustrations can be
27 otherwise combined, separated, interchanged, and/or rearranged without departing from the
28 disclosed systems or methods. Additionally, the shapes and sizes of components are also

exemplary and unless otherwise specified, can be altered without affecting the disclosed systems or methods.

[0022] According to an embodiment of the present invention, a wafer handling system is provided which utilizes a wafer platen 1 having an electrostatic clamp. Figs. 1, 4 and 5 illustrate a workpiece or wafer in various loading and clamping positions as will be described in more detail. In Fig. 1, the wafer handling system is illustrated where a wafer 10 is in a load position on an electrostatic clamp 20. (Note: Figs. 1, 4 and 5 are not shown to scale.) The electrostatic clamp 20 may be made of alumina or ceramic materials and/or insulating materials and the like. The electrostatic clamp 20 includes a plurality of channels 62, 64 and 66 in which lift pins 52, 54 and 56 may extend therethrough. First and second cylinders 30 and 40 engage a pin housing 50 placed directly below the electrostatic clamp 20 so that the lift pins 52, 54 and 56 may be kept below the surface of the electrostatic clamp 20 and then extend beyond the top surface of the electrostatic clamp 20 during the clamping and lifting off processes. In place of the first and second cylinders 30 and 40, one skilled in the art may realize that a single cylinder and other mechanisms may be utilized for engaging the lift pins 52, 54 and 56 in the various positions.

[0023] Figs. 2(a) and 2(b) illustrate top views of wafer platens according to embodiments of the present invention. Fig. 2(a) illustrates three lift pins 52, 54 and 56 in their respective channels 62, 64 and 66 arranged around the surface of the wafer platen 1. Preferably, the three pins 52, 54 and 56 are arranged in a triangular manner and separated to stably hold the wafer 10. To achieve stability of the wafer 10, it is desirable to position each of the three pins 52, 54 and 56 uniformly and evenly spaced at a radius from the center of the wafer platen 1 where the radius is about one half or greater of the radius for the wafer 10 to be held. Also, this arrangement of the three pins 52, 54 and 56 makes wafer handling by the wafer robot or pick easier. However, it will be released by one skilled in the art many different numbers and arrangements of lift pins may be used depending upon the needs of a particular application. For instance, more than three lift pins may be used to increase the stability of the wafer being held. Alternatively, one or two lift pins may be used to hold the wafer to simplify the pick and placement by the wafer robot or

pick. However, if only one or two lift pins are used the stability of the wafer being held will suffer. Accordingly, the surface of the pins should be sufficiently large to balance the wafer.

[0024] Fig. 2(b) illustrates another embodiment of the present invention where three lift pins 52, 54 and 56 with their respective channels 62, 64 and 66 are arranged as in Fig. 2(a). However, in the present embodiment, electrical contacts 68₁, 68₂, 68₃, 68₄, 68₅, 68₆ are arranged between the lift pins 52, 54 and 56. The electrical contacts 68₁-68₈ are spring loaded with springs of sufficient force to provide a secure contact to the backside of the wafer 10 for increasing the electrical contact to the wafer 10. The electrical contacts 68₁-68₈ are positioned on the surface of the wafer platen 1 without any channels. Thereby, the electrical contacts do not retract into the wafer platen 1.

[0025] Fig. 3(a), 3(b) and 3(c) illustrate examples of lift pins that may be utilized in various embodiments of the present invention. In Fig. 3(a), a lift pin 81 including a base 76, a spring 78 and a pointed tip 70 are illustrated that may be utilized in one embodiment of the present invention. Alternately, as illustrated in Fig. 3(b), a lift pin 82 including a substantially flat tip 73 may be utilized in another embodiment of the present invention. In yet another embodiment of the present invention as illustrated in Fig. 3(c), a lift pin 83 including a pin 75 guided between a sleeve 77 with a spring 79 connected between the pin 75 and a base 72 may be utilized.

[0026] Fig. 4 illustrates the lift pins 52, 54 and 56 being raised above the surface of the electrostatic clamp 20 in response to positioning the first and second cylinders 30 and 40 to a wafer clamping position and applying a bias voltage to the wafer 10 through the lift pins 52, 54 and 56. The first and second cylinders 30 and 40 are set so that the backside of the wafer 10 is sufficiently contacted by the pins 52, 54 and 56 through any oxide layers thereon without raising the wafer 10 beyond the electrostatic clamping capabilities. The distance that the lift pins 52, 54 and 56 extend above the surface of the wafer 10 is determined by a combination of factors such as the force of the springs in the lift pins, the bias voltage and the pressure subjected to the backside of the wafer 10. A high bias voltage may be supplied to the wafer 10 through the pins 52 and 54.

1 **[0027]** Fig. 5 illustrates the wafer 10 next being raised by the lift pins 52, 54 and 56 by
2 further engaging the cylinders 30 and 40 to a lift off position. In the lift off position, the lift pins
3 52, 54 and 56 are raised higher above the surface of the clamp 20 than in the clamping position
4 so that a wafer pick or robot (not shown) may be placed between the wafer 10 and the clamp 20
5 without coming into contact with the wafer 10 or the clamp 20. Then, the wafer pick may be
6 gently raised to lift off the wafer from the clamp without damaging the wafer 10.

7 **[0028]** The wafer handling system according to the embodiments of the present invention
8 general includes loading the wafer onto the platen. Next, the wafer is clamped onto the wafer
9 through the electrostatic clamp by applying a bias voltage and pressurizing a backside chamber
10 area between the wafer and the electrostatic clamp. The desired semiconductor processes are
11 then performed to the wafer once the wafer is sufficiently clamped. Once the processing is
12 completed, the backside chamber is exhausted and the wafer is unclamped from the electrostatic
13 clamp. Next, the wafer is positioned in the lift off position and unloaded and the system is
14 available for another wafer or workpiece to be processed.

15 **[0029]** Fig. 6 illustrates an example of a gas cooling system for the wafer handling system
16 according to an embodiment of the present invention. When the wafer 10 is clamped to the
17 electrostatic clamp 20, a gas feed through 22 connects the gas cooling system with a backside
18 chamber between the wafer 10 and the electrostatic clamp 20. The gas cooling system includes a
19 gas source 210 for supplying gas from a ground potential region 202 through an insulating region
20 230 to a high voltage region 204. The gas source 210 is connected to a pressure controller 240
21 and a switch 250 for regulating the pressure of gas through the gas feed through 22 to the
22 backside chamber 24. The switch 250, such as a shuttle valve for example, is switched to allow
23 gas to be supplied towards the backside chamber 24. When gas is to be exhausted from the
24 backside chamber 24. The position of the switch 250 is changed to allow gas to flow from the
25 backside chamber 24 to be exhausted by an exhaust pump 220. Responsive to this position of
26 the switch 250 and the exhaust pump 220, the gas flow during the exhaust process proceeds from
27 the high voltage region 204 through an isolator 232 of the insulating region 230 to the ground
28 potential region 202. The isolator 232 prevents gas breakdown between the high voltage and

1 ground potential. The pressure controller 240 includes a path to the exhaust flow which allows
2 gas bleeding therefrom to maintain the desired pressure changes and variations by the pressure
3 controller. The gas cooling system described above is just one example of such a system and one
4 skilled in the art can realize many variations of such a system for cooling the backside of the
5 wafer.

6 **[0030]** The primary application for the present invention is for plasma doping. However,
7 applications can be extended to other pulsed plasma processing applications such as plasma
8 etching and plasma enhanced chemical vapor deposition.

9 **[0031]** In plasma doping (PLAD) approaches, the ion implantation energies are determined
10 by DC or pulsed DC bias voltages applied to the wafer at a range typically between 0.05 and 50
11 kV. In previous approaches, the wafer bias has been applied either through a metal platen or
12 through sharp metal pins on which the wafer is positioned by gravitational force. However,
13 problems in these previous approaches include poor electrical contact between the metal platen
14 or sharp contact pins and the wafer which cause poor as-implanted SIMS junction depth
15 repeatability, wafer charging damage (charge accumulation on the wafer which causes
16 breakdown), discharge between the wafer and the platen, and wafer backside particle generation;
17 and excessive wafer temperature increase.

18 **[0032]** PLAD is an attractive method for forming ultra-shallow junctions (USJ) in
19 semiconductor wafers because it is capable of high dose rates at low energies. In PLAD
20 approaches, the bias voltage applied to the wafer, typically at a range between 0.05 and 50 kV,
21 determines the ion implantation energy. The present invention is directed to solving the
22 problems of the previous approaches by providing a PLAD wafer platen equipped with an
23 electrostatic clamp, gas cooling system and high voltage isolation capability. The important
24 features of the platen according to the present invention include improving SIMS as-implanted
25 junction depth repeatability and reducing wafer charging damage due to improved electrical
26 contact between the platen and the wafer, increasing the wafer cooling capability during the high
27 voltage (high energy) operation, suppressing the wafer backside discharge, reducing wafer
28 backside particle generation and fulfilling the wafer contact function by dual stroke lift pins.

1 **[0033]** As semiconductor device size shrinks, tight control of implanted energy and good
2 electrical contact between the platen and the wafer are essential in order to achieve the desired
3 PLAD performance. For instance, good as-implanted junction depth repeatability (<2%),
4 improved wafer potential monitoring and control, minimized wafer charging damage,
5 suppression of the wafer backside discharge, reduction of wafer backside particles and wafer
6 cooling capability for high energy, high throughput implantation are desired.

7 **[0034]** Three or more forced contact lift pins, made of tungsten or hardened materials, may
8 be used for the electrical contact between the platen and the wafer for applications utilizing
9 pointed lift pins. Also, aluminum, titanium or other softer materials may be used for applications
10 utilizing lift pins having a substantially flat surface. The forced contact pins are also used as
11 wafer lifters before and after the PLAD processing. The distinction between the wafer contact
12 positioning (for PLAD processing) and the wafer lift positioning (for wafer cycling) is
13 accomplished using a stop or multi-stroke cylinder. One of the contact pins may be electrically
14 isolated to provide a voltage feedback for control of implant depth.

15 **[0035]** The surface of the electrostatic clamp 20 may be made of an insulator (typically
16 Al₂O₃) although other insulative materials may be used. This reduces wafer backside discharge
17 and therefore minimizes backside and frontside particle generation.

18 **[0036]** High voltage, high throughput PLAD operation (up to 50 kV) requires wafer backside
19 cooling (typically using Helium gas<20 Torr). A commercial high voltage isolator fitting in the
20 vacuum line from the cooling gas system provides electrical isolation. Differential pumping
21 reduces the pressure inside the isolator to be less than 10 mTorr while the wafer backside
22 pressure is kept at <20 Torr, and the isolation gap (<1”) is shorter than the ionization mean free
23 path.

24 **[0037]** The wafer clamping voltage is variable (0 to +/-2000V) in order to reduce the
25 backside particle generation during the clamping/unclamping periods and also to adjust the
26 unclamping time.

27 **[0038]** The wafer platen according to an embodiment of the present invention prevents
28 deformation in the wafer bias pulse shape. Also, the as-implanted SIMS junction depth

1 repeatability improved by two times when combined with controlled plasma conditions and the
2 overall as-implanted SIMS junction depth repeatability was <2% . Furthermore, no wafer
3 backside discharge was observed and the high voltage isolation through the isolator was >40kV.

4 **[0039]** In another embodiment of the present invention, the electrostatic clamp provides
5 wafer clamping with an electrical contact in a high voltage environment for pulsed DC bias
6 conditions up to 50kV. Arcing of the backside gas feed and exhaust, mostly helium, is prevented
7 at this high voltage pulsed DC bias condition. The present invention allows the wafer to be
8 unclamped without residual charging affecting this step because the pins are contacted during
9 and after wafer processing which removes residual charges quickly and minimizes the waiting
10 time before lifting the wafer.

11 **[0040]** Many additional changes in the details, materials, and arrangement of parts, herein
12 described and illustrated, can be made by those skilled in the art. Accordingly, it will be
13 understood that the present invention is not to be limited to the embodiments disclosed herein,
14 can include practices otherwise than specifically described, and are to be interpreted as broadly as
15 allowed under the law.